We describe a planar silicon metal-oxide-semiconductor (MOS) based single hole transistor, which is compatible with conventional Si CMOS fabrication. A multi-layer gate design gives independent control of the carrier density in the dot and reservoirs. Clear Coulomb blockade oscillations are observed, and source-drain biasing measurements show that it is possible to deplete the dot down to the few hole regime, with excited states clearly visible. The architecture is sufficiently versatile that a second hole dot could be induced adjacent to the first one.
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Over the past 15 years much effort has gone into the development and study of electron quantum dots as artificial atoms 1,2 , ultra-sensitive electrometers 3 , and quantum bits 4 for quantum information applications. To use an electron in a quantum dot as a spin qubit requires long spin life-time T 1 and coherence-time T 2 5,6 . Significant progress has been made with III-V semiconductor based devices, although T 2 is limited by the hyperfine interaction between the electron spin and nuclei in the host crystal 7 . Spin qubits based on group-IV semiconductors have recently shown long T 1 and T 2 times 8, 9 . However even in silicon based devices challenges remain due to the presence of nonzero nuclear spin in isotopes of Si, the valley degree of freedom in conduction band 10 , and disorder at the Si/SiO 2 interface.
Recently holes in quantum dots have attracted significant interest 11, 12 since the strong spin-orbit coupling enables all electrical spin manipulation 13, 14 , while the hyperfine interaction between holes and nuclear spins is strongly suppressed 15 , promising longer T 2 . Besides, for holes in silicon there is no valley degeneracy. However, to date there have been only a few studies of holes in gate defined quantum dots [16] [17] [18] [19] . In this letter, we describe a planar silicon metal-oxide-semiconductor (MOS) based single hole transistor, which is compatible with conventional Si CMOS fabrication.
The MOS structure studied in this work was fabricated from a high-resistivity (ρ > 10 kΩ·cm) (100) silicon substrate. Field-oxide, boron-diffused ohmic regions, and thin gate-oxide (thickness ∼ 5.9 nm) were defined by standard micro-fabrication techniques. Subsequently, multi-level aluminum gates were patterned by electronbeam lithography and lift-off. The gates were insulated from each other by a thin native AlOx layer 20 . The final stage was a forming gas anneal to reduce the Si/SiO 2 interface trap density and enhance low-temperature performance 20 . Figure 1(a) shows a schematic cross section of the device. There are three layers of gates: the first is the two plunger gates (P1 and P2), each 30 nm wide with a separation of 30 nm between them. The middle layer consists of the lead gates (L1 and L2) which were kept at -4 V to induce the source and drain hole reservoirs. The upper gate (UG) has a width of 50 nm and extends over P1 and P2. The multiple gates allow considerable flexibility over device operation. Gates L1 and L2 were always negatively biased to induced holes into the leads, but the remaining gates could either be biased negative to induced holes underneath them, or positive to form tunnel barriers between regions of holes. In the following experiments we used a single gate, P1, to localize holes into a quantum dot and control the dot occupancy. In this mode of operation the entrance and exit tunnel barriers were formed due to the oxidized aluminum layer between different gates, and the upper gate was grounded as it had little effect on the dot. Gate P2 was kept at a large negative bias, to ensure that it was transparent. In this biasing arrangement the lithographic dimensions of the dot were defined by the width of P1 (30 nm) and the fringing field from L1 (150 nm in width), so we estimate the dot area ∼ 3 × 10 3 nm 2 . Several devices were tested at 4 K, with a yield of ∼ 50%. Further measurements were performed on one device in a dilution fridge with base temperature of 30 mK, using standard two-terminal lock-in techniques with a 100 µV ac excitation voltage. Fig. 1(b) shows the Coulomb blockade oscillations obtained when sweeping gate P1, demonstrating that the device functions as a single hole transistor. The number of holes in the dot was estimated to be ∼ 25. Figure 2 shows the conductance of the quantum dot as a function of the biases on gates P1, P2 and UG. These charge stability diagrams show almost vertical lines, indicating that the dot was most strongly coupled to the P1 gate, and the P2 and UG gates had a much weaker capacitive coupling to the dot. Similar results were obtained for the L1 and L2 gates. The large number of periodic oscillations shows that the dot cannot be due to unintentional dopants or defects. The capacitance of the various gates to the dot was determined from the periodicity of the oscillations in the charge stability diagrams, as shown in Table I . These data confirm that the dot was located under P1, since the capacitance to all other gates was much smaller. We also estimated the size of the dot using a simple parallel plate capacitor model with a silicon oxide thickness d = 5.9 nm, and obtained an area of ∼ 2900 nm 2 , in good agreement with the area estimated from the lithographic dimensions of the dot. Figure 3(a) shows source drain bias spectroscopy measurements, with well resolved Coulomb diamonds. At high gate bias (|V P1 | > 1.6 V), the number of holes is greater than ten and the charging energy of the dot was approximately constant at E c ∼ 5 meV. As the dot was pinched off, by making V P1 more positive, the charging energy increased suggesting that the dot was shrinking in size and approaching the few hole limit. Finally for V P1 > −1.5 V the charging energy increased rapidly and the Coulomb diamonds no longer close. It is tempting to ascribe this opening of the last Coulomb diamond as signaling the last occupied hole state in the dot. However, the observation of excited states at V P1 = −1.47 V shows that there must be at least one hole in the dot for V P1 > −1.47 V, suggesting the last hole charge state could not be reached in these measurements. No Coulomb diamonds could be resolved for V P1 >∼ −1.47 V, as the device became so pinched off that the conductance dropped below the background noise level of 1 nS (I=0.1pA). However, the ∼ 10 meV charging energy of the last diamond is a strong indication that we were approaching the last few holes in the dot.
The well defined confining potential of the dot is further highlighted by the slope of the edges of the Coulomb diamonds. The slopes are the same for all diamonds in Fig. 3(a) , giving a lever-arm α=C P1 /C Σ =0.36. This suggests that the dot was defined underneath the central region of P1, and was not affected by disorder even in the few hole limit (since α would change and additional features would be observed in the bias spectroscopy if disorder induced parasitic dots were forming). Furthermore the slope of the diamonds allowed the capacitive coupling to the source and drain reservoirs to be estimated, giving C S /C P1 =1.1 and C D /C P1 =0.7
7 . The dot was more strongly coupled to the source reservoir than the drain reservoir, consistent with the geometry of the device. Figure 3 (b) is a close up of the Coulomb diamonds, showing the excited states of the hole quantum dot. The excited states manifest as thin lines of high-conductance running parallel to the edge of the diamonds outside the Coulomb blockade region. The spacing of the excited states was ∆E ∼ 800 µeV at V P1 = −1.51 V, although even larger energy spacings ∼ 2 meV could also be resolved. For comparison, measurements of a silicon electron quantum dot fabricated using the same approach and with similar lithographic dimensions showed ∆E up to 600 µeV 20 . Since the hole mass is significantly larger than the electron mass, this would suggest the excited state spacing ∆E measured for the hole device should be smaller than in Ref. 20 . However, the hole band structure is more complex than the electron bands, and is further complicated by the lateral confinement in the quantum dot. The thickness of the 2D hole system is ∼ 10 nm, comparable to the length-scale of the in-plane confinement geometry, indicating that the quantization of the hole states should be treated in 3D. The precise nature of the hole states, including the spin properties, shape of the orbital states and the degree of light and heavy hole mixing, is highly sensitive to the confining potential and will be a fruitful area for future research.
Finally we show that this device can also be operated as a hole double quantum dot, by changing the bias on gate P2 so that a second dot formed as sketched in Figure 4(a) . The resulting charge stability diagram is presented in Fig. 4(b) , where the bias on gate P2 has been reduced from -4 V to a bias similar to V P 1 . Dark regions indicate Coulomb blockade where the double dot maintains the same charge configuration, and bright lines indicate current transport through the double dot, demarking regions where the hole occupation changes. In the top right of Fig. 4(b) the vertical lines show that gate P1 controls the hole number in dot 1, while the horizontal lines show that P2 controls the occupancy of the second dot. The horizontal line spacing is approximately twice that of the vertical spacing, suggesting that the capacitance between gate P2 and dot 2 is twice that between gate P1 and dot 1. This is consistent with the lithographic gate dimenions, since the width of gate L1 is twice that of L2 (see SEM image in Fig. 1(b) . At more negative V P 1 and V P 2 the number of holes in the dots increased and there is evidence of coupling between the dots, as the lines become more diagonal. In summary, we have fabricated single hole transistors based on a planar silicon MOS structure. A welldefined hole quantum dot could be induced, and operated in both the many-hole and few-hole regimes. Bias spectroscopy measurements show that the device can be operated down to the few hole regime, showing large charging and excited state energies. The flexibility of the multigate structure also made it possible to form a second hole dot, with the charge stability diagram displaying weak coupling between the two dots. These devices will allow future studies of individual hole spins in standard silicon MOS structures. Note added: After completing these measurements we became aware of similar experiments underway elsewhere 21 .
